The disturbance effects in complex electronic systems, subjected to a High Power Microwave (HPM), Continuous Wave (CW) or Pulse irradiation, show a conversion of the injected High Frequency (HF) out-of-band signal to a Low Frequency (LF) inband signal. In this paper a behavioural model is presented that combines HF and LF subcircuits to predict the effect of Radio Frequency Interference (RFI) on linear integrated circuits. The model is constructed from detailed measurements and manufacturers' data, and can be used to determine the upset mechanism in analogue systems subjected to RFI.
Summary
The electromagnetic (EM) environment in which electronic systems have to operate is becoming increasingly hostile while dependence on electronics is widespread and increasing. The need for assurance that upsets due to the EM environment will not occur is fundamental to acceptance of systems as fit for purpose. Design features to impart EM hardness are beginning to be implemented ab initio', but hardness verification of major systems still depends on testing prototype hardware late in the development process. This is expensive, and the cost of rectification of any shortfall found can be enormous.
Modem equipment design and evaluation processes are increasingly being carried out using computers. CAD/CAE systems are now being used extensively in industry for design and manufacture in a number of disciplines -aerodynamics, structures, mechanical, and of course, electronic design. The elements exist in principle to treat EM hardness in the same way. This opens the prospect of the hardness (or vulnerability) of a virtual design (CAD files) being amenable to virtual evaluation using modelling and a knowledge base. Virtual clearance of the system via the endorsement of the design and evaluation processes, to the satisfaction of a clearance authority, is the ultimate goal. While these may be long term objectives, addressing them now will produce substantial benefits in the short term including problem identification, decomposition of large-scale testing and a better general understanding of the RFI effects on systems.
The elements to allow software evaluation of EM hardness are coupling modelling and circuit emulation. Both of these have a substantial history, but neither has been developed to the stage where it can be used for practical hardness evaluation. A third element -a knowledge base (e.g. reactions of non-microwave semiconductors to microwave frequency inputs and of the practicalities of implementing coupling models) is required if such a process is to become reality. An integrated process has yet to be demonstrated.
Much work has been done to characterise the effects of electromagnetic interference on operational amplifiers and other Far preferable to "bolt-on fixes" later on Figure 1 [3].
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Figure 1 Two-layer model showing coupling between HF and LF layers
To implement this model, according to Figure 1 , two different data analysis tools were used; DREAM and Mathworks MATLAB. DREAM is a database with an interface to MATLAB used by EMH&P group DERA to store and process laboratory data. DREAM was used to define the HF n-port model and MATLAB derives the HF-LF conversion to enable the calculation of the voltage offset to RF power levels. This works under the main circuit analysis tool such as PSpice. Other methods of data analysis can be used with the model, which may be to be implemented using any of a wide range of software tools method. Table 1 
network analysers drive power levels
It is significant that the measurements carried out on pins 2, 3, 6 and 7 ( Figure 4) show no large change in their scattering measurements. However in the case of pin 4 (negative power supply rail) significant changes in its scattering parameters can be seen as the input power is increased ( Figure 5 ). The reason for this change is not known at present. However, the power level for which the change occurs is sufficiently high that this effect can be assumed not to be relevant under expected operating conditions. The results indicate that the RF transmission or propagation is generally due to the device and packaging parasitic. This illustrates an important result since the propagation of RFI through a device seems to be independent of the detail and function of the internal structure of the chip. The results suggest that it may be possible to use circuit analysis programs to predict the effects, in both linear and digital ICs, of RF voltages incident on the pins of the device, without detailed knowledge of the internal structure of the chip. In this paper a model will be illustrated and discussed that will use measurement data to define the transfer functions, between all the pins on the device. This enables the synthesis of a linear model to define the device propagation characteristics to frequency and time domain RFI waveforms. This is illustrated in Figure 6 , and will be used to define the HF model used in this paper. This part of the paper will define the methodology of the model to evaluate the input impedance and the cross coupling of RFI between the individual pins, according to the model described in Figure 6 . To define the input impedance and the coupling or transfer function, measurements were carried out according to [5] .
To design a model to define the device transfer function a method has been designed to use a least-mean-squares 'best fit' filter using the measurements. The method is based on a novel application of the Wiener-Hopf equation for signal estimators as described in [8] , with the same method described by Levy [9] and used in the Matlab 'Signal processing toolbox' routine 'invfi-eqs' according to reference [lo] . The transfer function of the device can be described as a ratio of polynomials in s, which can be used to determine the time, or frequency response of the device by means of Laplace transforms. The transfer function is of the form The values a,, and b, are coefficient multipliers.
The graphs and the pole zero plot indicate the frequency and phase response of the device and will define the transfer function for each pin according to the next set of figures. To implement a circuit model from the transfer function the poles and zeros of the function have to be obtained by factorisation of the quadratics in s-plane form by and displayed in Table 2 and Table 3 2.302e-33 + 6.546e-I2s + 0.159s' +3. This model can be implemented into PSpice using the Laplace Transform (LAPLACE) part.
For large modem devices, the measurement of individual pins will be difficult as the number of measurements on an n pin chip is n + n .
For an 8-pin device we require 72 measurements, for a modern 128-pin device we require 16512 measurements. Another approach is required and a possible solution will be discussed in the next part of the paper.
Since the impedance and transfer functions are of a low order, a model for the input impedance and coupling might be designed using discrete components. To evaluate this methodology, the die of the device t106 1 cd surface mount P E T operational amplifier has been exposed ( Figure 10 ) and measurements carried out to indicate the size of bonding pads, length of bonding wires and pin separation. The positions of each bonding pad are given in Table 4. A simple model for the input impedance might be arranged around the inductance of the bonding wire and the capacitance of the bonding pad on the die, illustrated by Figure 1 1. 
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Figure 10 Device tl06lcd smt JFET operational amplifier die and pin configuration.
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The inductance of the bond wire may be estimated by considering it as half a circular loop:
where R is the radius of the loop formed by the bond-wire, a is its radius, and p is the permeability of the medium in which the loop is embedded. The radius of the bonding wire for this technology is 12.5pm and the length of the bond-wire 1 is 1.5-2.5mm giving a loop radius of 0.48-0.8mm. Taking p = b this gives an inductance in the range 1.1-2.lnH. To calculate the input capacitance of the device, if we assume that the pad forms a simple parallel plate capacitor, and ignore fringing effects:
where A is the area of the pad, d is the dielectric thickness, is the permittivity of free space and 5 is the relative permittivity of the dielectric. The thickness d for this type of technology is 0 . 5~ and the E, has a value of 4 for SiOz. The pad size is approximately 0.24Omn-1, giving a capacitance of 4pF. This model does not take in to account the effect of the device lead ffame, which will need further investigation. A simple illustration of this model is illustrated in Figure 11 .
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Figure 11 configuration device input characteristic impedance
We also include the series resistance of the bond-wire and a resistor to represent the loss in the silicon, and a parasitic capacitance from the pin to bad in the equivalent circuit shown in Figure 12 . 
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From this approach the input impedance might be modelled using die measurements. The main future research will be to define the pin-topin coupling algorithm to enable an analytical method for the transfer function derived from die measurements and semiconductor physics. Manufacturers IBIS models may also provide some insight into pin properties of unknown IC.
Non-linear parameter measurement
A test circuit has been developed to determine the validity of the nonlinear model. The circuit, Figure 14 , is an amplifier with a feedback factor, j3, which is used in a number of configurations. This was designed around the device test jig described in The RF induced voltages to be used in the LF subsystem, can be derived from direct measurements carried out on the device and used to determine the offset as set of polynomial functions of frequency and incident power or voltage [3] . This is illustrated in Figure 15 . Figure 17 illustrates the correct assumptions made by equation (12) that the derived output voltage is based on Vi plus Vfos using the circuit described in Figure 14 . 
Conclusions and discussions
The approach presented allows the possibility of predicting the propagation and effect of interference in electronic systems. By the use of a two-level model avoids the difficulty in simulation of the wide disparity in the frequency ranges of out-of-band interference and the operating signals in the circuit. A new method of modelling the Radio Frequency Interference effects on analogue circuits has been presented that incorporates the following features: the model uses a synthesis of a Laplace transfer function or lumped model to represent a subcircuit that describes the input impedance and the radio frequency propagation through the device. This is illustrated by Figure 3 and shows close agreement between the calculated and measured data a non-linear frequency dependent function to generate offset voltages that are injected into the LF part of the model. Simple polynomial functions Figure 15 (7) have been devised, fiom measurements, to give the correct response on the device from the frequency and power levels of the injected RF.
The method described here could be developed to model the propagation and effect of EM1 in systems, whether analogue or digital. Work has been carried out on IC immunity measurements to look at standardisation of RF power levels to upset criteria [ 1 13. The linear propagation model might be used just as a golno-go detector comparing the power levels from PSpice simulation to this upset criterion for the device i.e. is the RF level on this pin above a susceptibility threshold for upset.
The linear subsystem could be simply interfaced to numerical electromagnetic models to determine its level of susceptibility due to interference from external electromagnetic fields. Numerical electromagnetic tools can be used to determine the induced voltage sources on and s-parameters of PCB tracks and interconnections. These can be combined with the device models to predict interference levels at any node in a system.
